

Form PTO 1449 (Modified)		U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE		ATTY DOCKET NO. 241280US2S DIV		SERIAL NO. New Application	
LIST OF REFERENCES CITED BY APPLICANT		APPLICANT Tsutomu SATO et al.					
		FILING DATE Herewith		GROUP 2800			
U.S. PATENT DOCUMENTS							
EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE IF APPROPRIATE
NW	AA	6,380,037 B1	04/2002	Osanai, Jun	1	1	
	AB	6,288,427 B2	09/2001	Huang, Feng-Yi	1	1	
	AC	6,229,179 B1	05/2001	Song et al.	1	1	
	AD	6,140,163	10-2000	Gardner et al.	11	11	
	AE	6,127,701	10/2000	Disney, Donald Ray	11	11	
	AF	6,034,399	03/2000	Brady et al.	1	1	
	AG	5,894,152	04/1999	Jaso et al.	1	1	
	AH	5,686,755	11/1997	Malhi, Satwinder	1	1	
	AI	5,589,695	12/1996	Malhi, Satwinder	1	1	
	AJ	5,565,697	10/1996	Asakawa et al.	1	1	
	AK	5,489,547	02/1996	Erdejac et al.	1	1	
NW	AL	5,159,416	10/1992	Kudoh, Osamu	1	1	
NW	AM	4,879,585	11/1989	Usami, Toshiro	1	1	
	AN				1	1	
FOREIGN PATENT DOCUMENTS							
		DOCUMENT NUMBER	DATE	COUNTRY	TRANSLATION		
					YES	NO	X
NW	AO	11-17001	01/22/99	Japan			
	AP						
	AQ						
	AR						
	AS						
	AT						
	AU						
	AV						
OTHER REFERENCES (Including Author, Title, Date, Pertinent Pages, etc.)							
NW	AW	Robert HANNON, et al., "0.25 ^m Merged Bulk DRAM and SOI Logic Using Patterned SOI", 2000 Symposium on VLSI, TECHNOLOGY DIGEST OF TECHNICAL PAPERS, (2 pages)					
NW	AX	H.L. HO, et al., "A 0.13 ^{μm} High-Performance SOI Logic Technology with Embedded DRAM for System-On-A-Chip Application", 2001 IEDM TECHNICAL DIGEST, (4 pages)					
	AY						
	AZ	<input type="checkbox"/> Additional References sheet(s) attached					
Examiner <i>M. J. M. ✓ N. J. P.</i>				Date Considered 11-4-04			

*Examiner: Initial if reference is considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.